

APPLICATION UNDER UNITED STATES PATENT LAWS

Atty. Dkt. No. PW 0305258
(M#)

Invention: METHOD AND APPARATUS FOR RECOVERING READ ERRORS IN A DISK DRIVE

Inventor (s): OSAFUNE, Koji

For correspondence Address



00909

Pillsbury Winthrop LLP

This is a:

- ☐ Provisional Application
- ☒ Regular Utility Application
- ☐ Continuing Application
 - ☐ The contents of the parent are incorporated by reference
- ☐ PCT National Phase Application
- ☐ Design Application
- ☐ Reissue Application
- ☐ Plant Application
- ☐ Substitute Specification
 - Sub. Spec Filed _____
 - in App. No. _____ / _____
- ☐ Marked up Specification re
 - Sub. Spec. filed _____
 - In App. No. _____ / _____

SPECIFICATION

TITLE OF THE INVENTION

METHOD AND APPARATUS FOR RECOVERING READ ERRORS IN
A DISK DRIVE

CROSS-REFERENCE TO RELATED APPLICATIONS

5 This application is based upon and claims the
benefit of priority from the prior Japanese Patent
Application No. 2002-248780, filed August 28, 2002,
the entire contents of which are incorporated herein
by reference.

10 BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to the field of
disk drives. More particularly, the invention relates
to an apparatus and method for recovering read errors
15 made in the data-reading and -writing operation.

2. Description of the Related Art

In recent years, the data-recording density has
increased in the field of disk drives, of which a hard
disk drive is a representative example. To enhance
20 the data-recording density it is demanded that various
technical improvements be made. One of such technical
improvements is to reduce the flying height of the
head incorporated in any disk drive. The term "flying
height" is the distance between the surface of a disk
25 (recording medium) and the head (more precisely, the
head element mounted on the slider).

Recently, the flying height of the head has

decreased to a limit of about 10 nm. The possibility that the head contacts the disk while reading data from, or writing data on, the disk, is increasing because of changes in the environmental conditions, such as atmospheric pressure and temperature.

Disk drives of contact type have been developed to reduce the flying height beyond the limit. In a contact-type disk drive, the head remains in actual contact (or pseudo contact) with the disk while it is reading data from, or writing data on, the disk. The head needs to slide on the disk at an appropriate coefficient of friction. If the disk has an extremely smooth surface, the head may undergo so-called "stick-slip" or may stick, in the worst case, to the surface of the disk.

Hence, the disk should not have too smooth a surface. In other words, it should have a suitable roughness. To this end, the disk has tiny projections on its surface. It is most desired that the projections be identical in length and shape and be distributed in uniform density all over the disk. In practice, however, the projections differ in length, shape and distribution density, from a position to another on the surface of the disk. Consequently, the coefficient of kinetic friction differs from a position to another on the surface of the disk. The force with which the head is inevitably

dragged in the spinning direction the disk minutely changes. Thus, the position that the head takes in the circumferential direction of the disk changes minutely, too. The speed at which the head moves
5 relative to the disk inevitably changes. The changes in the relative speed of the head results in fluctuation in the frequency of the data recorded on the disk.

Experiments have shown that the fluctuation
10 of frequency lasts for a short time of about 100 ns, or for a relatively long time of about 10 μ s at the center frequency of approximately 100 kHz. It is inferred that the short-period fluctuation occurs while the projections of the disk remain in contact
15 with the head element, and that the long-period fluctuation occurs while the head is undergoing stick-slip.

The disk drive incorporates a read channel that reproduces the data recorded on the disk. While the
20 read channel is reading the data from the disk, a data-reproduction parameter (e.g., PW50, or pulse width at 50% threshold) may vary with the ambient temperature.

Vibration or impacts may be applied to the disk
25 drive from outside, displacing the head, while the head is reading data from the disk. If this happens, a read error will be made and the data will not be

decoded as is desired.

Most disk drives have a read-error recovering function to recover the data that has been read in an undesirable manner. Generally, this function is performed by changing the parameter of the read channel (e.g., the degree of boosting at the filter) or by changing the position of the head a little to accomplish a read-retry. A method of carrying out a read-retry is disclosed in, for example, Jpn. Pat. Appln. KOKAI Publication No. 2000-311347.

It has been confirmed that the read error cannot be recovered in the contact-type disk drive even if the read-retry is performed. It has been found that the read error cannot be recovered in some cases in the disk drive of head-flying type, either. Analysis of the read errors reveals that the errors result from the frequency jitters in the data region of the disk, which develop as the head contacts the disk (more correctly, the projections of the disk (more "frequency jitter" is the fluctuation in the frequency of the data recorded in the data region of the disk).

Note that Thee publication specified above discloses a method in which the gain (parameter) of the PLL circuit incorporated in, for example, the read channel is changed to carry out a read-retry. However, this method is not designed to recover read errors that result from the fluctuation in the frequency of data

recorded in the data region of a disk. Hence, it is not a method that is effective in recovering read errors.

BRIEF SUMMARY OF THE INVENTION

In accordance with one embodiment of the present invention, there is provided a disk drive that can reliably recover the read errors made at frequency-jitter (frequency-fluctuating) parts of the data region of a disk-shaped recording medium.

More specifically, the embodiment of the invention is to provide a disk drive that has the function of performing a read-retry to recover the read errors made at the frequency-jitter parts that exist in the PLL-sync data recorded in the data region of the medium.

The drive disk comprises: a head which reads data signals from any data region provided on a disk-shaped recording medium; a phase-locked loop unit 105 which generates a read clock signal; a read channel 10 which reproduces data from any data signal that the head has read from the disk-shaped recording medium, in synchronism with the read clock signal generated by the phase-locked loop unit; and a controller 13 which alters a PLL parameter of the phase-locked unit when the data recorded by the read channel contains a frequency-jitter part existing, due to the error, in PLL sync

data recorded in the data region, and which performs a read-retry in accordance with the PLL parameter thus altered, to cause the read channel to read the data again.

5 BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWING

The accompanying drawings, which are incorporated in and constitute a part of the specification, illustrate embodiments of the invention, and together with the general description given above and the
10 detailed description of the embodiments given below, serve to explain the principles of the invention.

FIG. 1 is a block diagram showing the major parts of the read/write channel incorporated in an embodiment of this invention;

15 FIG. 2 is a block diagram of the major components of the disk drive according to the embodiment;

FIGS. 3A to 3D are a timing chart explaining the basic operation of the PLL circuit provided in the embodiment;

20 FIGS. 4A to 4C are a diagram illustrating why a read error is made, which the embodiment of the invention is to recover;

FIGS. 5A to 5C are a diagram illustrating why another read error is made, which the embodiment of
25 the invention is to recover, too;

FIGS. 6A to 6C are a timing chart explaining the first read-retry method performed in the embodiment of

this invention;

FIGS. 7A to 7C are a timing chart displaying the second read-retry method carried out in the embodiment of the invention;

5 FIGS. 8A to 8C are a timing chart explaining the third read-retry method effected out in the embodiment of the invention;

10 FIG. 9 is a flowchart explaining the fourth read-retry method carried out in the embodiment of the invention;

FIG. 10 shows a parameter table used in the embodiment of the present invention;

15 FIG. 11 is a flowchart explaining the fifth read-retry method carried out in the embodiment of the invention; and

FIG. 12 is a flowchart illustrating how a modification of the embodiment operates.

DETAILED DESCRIPTION OF THE INVENTION

20 An embodiment of the present invention will be described, with reference to the accompanying drawings.

25 FIGS. 1 and 2 are block diagrams. FIG. 1 shows the major parts of the read/write channel incorporated in an embodiment of the invention. FIG. 2 depicts the major components of the disk drive according to the embodiment.

(Disk Drive)

As FIG. 2 shows, the disk drive 20 that is an embodiment of the invention comprises a disk-shaped recording medium 1 and a magnetic head 2 (hereinafter referred to as "disk" and "head," respectively).

5 The disk drive 20 further comprises a spindle motor (SPM) 3, an actuator 4, a voice coil motor (VCM) 5, and a motor driver IC 6. The disk 1 is secured to SPM 3 and can therefore be rotated at high speed.

10 The disk 1 has a number of tracks 200, which are data-recording regions. Note that the disk drive 20 may be of the type in which the disk 1 and head 2 contact or of the ordinary type in which the head 2 usually floating may likely contact the disk 1.

15 The head 2 comprises a read head element and a write head element. The read head element is designed to read data from the disk 1, and the write head element to write data on the disk 1. Both head elements are mounted on the slider of the actuator 4.

20 When driven by the VCM 5, the actuator 4 moves the head 2 to a target position over the disk 1. The target position is the very track, from which data should be read and on which data should be written. The VCM 5 is driven by the motor driver IC 6, which is
25 controlled by a CPU 13 provided in the disk drive 20.

The motor driver IC 6 incorporates a VCM driver 60 and an SPM driver 61. The VCM driver 60 supplies

a drive current to the VCM 5. The CPU 13 controls the motor driver IC 6, which in turn controls the SPM 3 and VCM 5.

5 The disk 1, head 2, SPM 3, actuator 4, VCM 5 and motor drive IC 6 constitute a head/disk assembly. Besides the head/disk assembly, the disk drive 20 comprises a circuit system. The circuit system comprises a read/write (R/W) channel 10, a

10 preamplifier circuit 11, a disk controller (HDC) 12, the above-mentioned CPU 13, and a memory 14. The preamplifier circuit 11 has a read amplifier and a write amplifier. The read amplifier amplifies any signal that the read head element has read from

15 the disk 1 (hereinafter referred to as "read signal"). The write amplifier converts any signal output from the R/W channel 10 to a signal representing the data to be written on the disk 1 (hereinafter referred to as "write signal"). The write signal generated by the write amplifier is supplied to the write head element.

20 The CPU 13 is the main control device in the disk drive 20. It performs servo control to position the head 2 at a desired position. It also performs read/write control (including the control of read-retry). The memory 14 includes a RAM, a ROM and a flash memory (EEPROM) that is a nonvolatile memory.

25 The flash memory stores a parameter table 140 that is used in the read-retry operation. (See FIG. 10, or

schematic representation of the parameter table 140.)

The HDC 12 functions as host interface and is connected to a host system 30 (e.g., a personal computer or a digital device) that is provided outside the disk drive 20. The HDC 12 functions as disk
5 interface, too: it transfers signals to, and receives signals from, the R/W channel 10.

(Read Channel)

The R/W channel 10 is a signal-processing IC
10 that processes read signals and write signals. As in most cases, it is a PRML (Partial Response Maximum Likelihood) data channel. The R/W channel 10 incorporates a read channel. FIG. 1 shows the major components of the read channel and some elements
15 provided in the R/W channel 10.

As shown in FIG. 1, the read channel has a variable gain amplifier (VGA) 100, a low-pass filter (LPF) 101, an A/D converter 102, a digital equalizer 103, a decoder 104, and a PLL (Phase-Locked Loop)
20 circuit 105.

The VGA 100 is an amplitude-adjusting circuit that receives a read signal from the preamplifier circuit 11 and maintains the amplitude of the read signal at a predetermined value. The preamplifier
25 circuit 11 amplifies any read signal the read head of the head 2 has read from the disk 1. The read signal amplified by the preamplifier circuit 11 is supplied

to the R/W channel 10. The LPF 101 removes noise from the read signal output from the VGA 100.

The A/D converter 102 receives any read signal from the LPF 101, which is an analog signal, and converts the signal to a digital read signal. The equalizer 103 includes a transversal filter as in most cases. It receives the digital read signal and changes the waveform of the signal to a prescribed signal waveform. The decoder 104 is a data-decoding circuit of PRML type and reproduces the data from the read signal. The data reproduced is supplied from the decoder 104 to the HDC 12.

The PLL circuit 105 generates a read clock signal CL that the A/D converter 102 uses to convert analog read signals to digital read signals. The PLL circuit 105 includes a phase comparator, low-pass filter (LPF) and voltage-controlled oscillator (VCO). It is one type of a feedback system.

The PLL circuit 105 receives the read signal (a digital signal) output from the equalizer 103. In the PLL circuit 105, the output signal of the VCO is controlled to have a predetermined phase relation with the input read signal input (i.e., a modulated digital signal). That is, the PLL circuit 105 supplies a read clock signal CL to the A/C converter 102. The read clock signal CL has the same frequency and phase as the read signal (the modulated data recorded).

As FIG. 1 shows, the R/W channel 10 further comprises a PLL control circuit 106. The PLL control circuit 106 sets a plurality of PLL parameters in the PLL circuit 105. Among the PLL parameters are the timing and gain for the acquisition mode, which accord with a read-gate signal RG, and a gain for the tracking mode. The CPU 13 refers to the parameter table 140 stored in the memory 14 and causes the PLL control circuit 106 to set PLL parameters in the PLL circuit 105 or change the PLL parameters set in the PLL circuit 105.

The PLL control circuit 106 includes a timing-adjusting circuit 106A and a gain-adjusting circuit 106B that cooperate to set and change each PLL parameter. The timing-adjusting circuit 106A adjusts the timing that the CPU 13 has set for the acquisition mode and the timing that accords with the read-gate signal RG. The gain-adjusting circuit 106B adjusts the gains that the CPU 13 has set for the acquisition mode and tracking mode, respectively. Note that the read-gate signal RG is a timing signal output from the HDC 12 and sets the timing of reproducing (reading) the data recorded on the disk 1.

The PLL control circuit 106 detects the operating conditions of the PLL circuit 105, holds the information representing the operating condition detected and supplies the information to the CPU 13.

The operating conditions include a phase error or a frequency error in the acquisition mode and a phase error or a frequency error in the tracking mode.

(Data-Reading Operation and PLL Operation)

5 The data-reading operation performed in the disk drive 20 and the basic operation of the PLL circuit 105 will be described, with reference to FIGS. 3A to 3D, FIGS. 4A to 4C, FIGS. 5A to 5C and FIG. 9.

10 As shown in the flowchart of FIG. 9, the CPU 13 initializes the counter (not shown) that counts the number (RN) of times the read-retries performed (Step S1). Then, the CPU 13 drives the motor drive IC 6 to read data from the disk 1, in response to a read command supplied from the host system 30 (Step S2).

15 More precisely, the VCM driver 60 provided in the motor drive IC 6 drives the VCM 5, which in turn drives the actuator 4. As a result, the head 2 moves to the target track (e.g., track 200) and then read data from the target track.

20 The CPU 13 controls the PLL control circuit 106, which in turn controls the PLL circuit 105. Thus controlled, the PLL circuit 105 causes the read channel to start operating. At this time, the HDC 12 supplies a read-gate signal RG to the R/W channel 10,

25 designating the timing of starting the reading of data.

 The track 200 on the disk 1 consists of a

plurality of data sectors (data regions). As FIG. 3A shows, each data sector is composed of a PLL-sync data region (PLL byte region) 300, a sync byte region 301, and a user data region 302. Recorded in the PLL-sync data region 300 is sync data that has a predetermined frequency (representing, for example 2T patterns, where T is one-bit time). Recorded in the sync byte region 301 is sync data that indicates the starting point of the user data region 302. Recorded in the user data region 302 is the user data transferred from the host system 30.

The head 2 starts reading data from any data sector on the disk 1 when the read-gate signal RG becomes active in the PLL-sync data region 300. In the read channel, the PLL circuit 105 generates a read clock signal CL from the signal read from the disk 1. The read clock signal CL is supplied to the A/D converter 102 so that data may be reproduced from the read signal.

As indicated above, the PLL circuit 105 can operate in two modes, acquisition mode (AM) and tracking mode (TM). The PLL circuit 105 operates in the acquisition mode as long as the read-gate signal RG is active. In the acquisition mode, the PLL circuit 105 fast adjusts the frequency and phase of the read signal to those of the data output from the equalizer 103. In the acquisition mode, the PLL

circuit 105 receives data having a prescribed frequency and read from the PLL byte region 300. This data is the read data.

5 While operating in the acquisition mode as shown in FIG. 3, the PLL circuit 105 can reduce the phase error and frequency error in the read data to permissible values, if it has no troubles at all. Note that the phase error and the frequency error have been made in the voltage-controlled oscillator (VCO).
10 When the acquisition mode period expires, the PLL circuit 105 starts operating in the tracking mode as illustrated in FIG. 3D. In the tracking mode, the PLL circuit 105 operates in accordance with the rotation speed of the SPM 3. Usually, its gain is decreased in
15 order not to malfunction when influenced by noise or the like. This means that the tracking mode is a PLL-operating mode in which the frequency and phase of the read signal are slowly adjusted to those of the data output from the equalizer 103.

20 When the data is reproduced in normal way in the data-reading operation described above, the CPU 13 stops operating in normal manner (if NO in Step S3). The HDC 12 may detect a read error. In this case, the CPU 13 starts a read-retry to recover the read
25 error (Step S4, if YES in Step S3).

The number of times (MAX) the read-retry can be repeated is limited to, for example, 256 times.

The CPU 13 determines whether the number of times (RN) the read-retry has been repeated exceeds the number of times (MAX) (Step S5). If the read-retry is repeated more times than the value MAX (if YES in Step S5),

5 the CPU 13 determines that the read error cannot be recovered and stops the R/W channel 10. In this case, the CPU 13 supplies a signal to the host system 30 via the HDC 12, informing the system 30 that an read error has occurred in the R/W channel 10.

10 (First Read-Retry Method)

Assume that the head 2 abut on the projections of the disk 1, forming a frequency-jitter part 300A in the PLL-sync data region 300, as illustrated in FIG. 4A. In the frequency-jitter part 300A, the
15 frequency of the read signal is fluctuating for a short time.

In the data-reading operation, the PLL circuit 105 has a relatively large gain during the acquisition-mode the period (AT), as is illustrated
20 in FIG. 4B. The gain of the PLL circuit 105 quickly changes in accordance with the read signal. If the frequency-jitter part 300A lies in the middle of the PLL-sync data region 300, the frequency of the output data of the PLL circuit 105 will probably regains the
25 normal value before the PLL circuit 105 ceases to operate in the acquisition mode (AM). In other words, the frequency error exceeds the permissible value

in only the middle part of the acquisition-mode period (AT).

5 The frequency-jitter part 300A may lie near the end of the acquisition-mode period (AT) as shown in FIGS. 5A and 5B. In this case, the frequency of the output data of the PLL circuit 105 exceeds the permissible value for a long time, as seen from FIG. 5C. That is, the frequency of the output data of the PLL circuit 105 exceeds the normal value before the PLL circuit 105 ceases to operate in the acquisition mode (AM). Hence, the operating mode of the PLL circuit 105 will likely change from the tracking mode to the tracking mode. In the tracking mode, the PLL circuit 105 has a relatively small gain and it takes much time until the output data of the circuit 105 regains the normal value. Consequently, data cannot be read in the output manner from the sync byte region 301 or the user data region 302. This increases the possibility of making read errors.

10 Thus, the CPU 13 changes a PLL parameter to lengthen the acquisition-mode period (AT) by time 600, as is shown in FIGS. 6A and 6B. More specifically, the CPU 13 changes the timing set by the timing-adjusting circuit 106A incorporated in the PLL control circuit 106.

15 The read-retry method thus performed relocates

the frequency-jitter part 300A at the middle part of the acquisition-mode period (AT). This enhances the possibility that the output data of the PLL circuit 105 regains the normal value until the acquisition-mode period (AT) expires. In other words, the period during which the frequency error exceeds the permissible value in the acquisition mode (AM) becomes short as shown in FIG. 6C. Hence, the read-retry operation reproduces the data in normal way, thus recovering the error made in data-reading operation.

(Second Read-Retry Method)

The second read-retry method that can be performed in the present embodiment will be described, with reference to the timing chart of FIGS. 7A to 7C.

In the second read-retry method, the CPU 13 changes the PLL parameter to delay the start timing of the acquisition-mode period (AT) by a period 700, as illustrated in FIGS. 7A and 7B. Although its start timing is delayed, the period (AT) is just as long as in the case where data is read in normal way.

Since the acquisition-mode period (AT) remains unchanged in length, its expiration is delayed by a period 701 as depicted in FIGS. 7A and 7B. As a result, the frequency-jitter part 300A lies at the middle part of the acquisition-mode period (AT) as in the case illustrated in FIG. 6B. Hence, the period during which the frequency error exceeds the

permissible value is shortened as seen from FIG. 7C.
This enhances the possibility that the output data of
the PLL circuit 105 regains the normal value until the
period (AT) expires. Thus, the read-retry operation
reproduces the data in normal way, recovering the
error made in data-reading operation.
To delay the start of the acquisition-mode (AM)
operation, the CPU 13 may delay the supply of the
read-gate signal RG to the HDC 12. Further, the PLL
control circuit 106 may have a delay circuit that
receives the read-gate signal RG as input. In this
case, the CPU 13 controls the delay circuit, thereby
to delay the start of the acquisition-mode (AM)
operation by any desired time.

If the frequency-jitter part 300A exists
immediately before, for example, the sync byte region
301, the CPU 13 sets the PLL circuit 105 in the
acquisition mode earlier than usual. The PLL circuit
105 can therefore operate in the tracking mode during
the latter half of the period that corresponds to the
PLL circuit 105 in which the frequency-jitter part
300A exists. In the tracking mode, the PLL circuit
105 slowly adjusts the frequency and phase of the read
signal to those of the data output from the equalizer
103. Thus, the PLL frequency would not greatly
change, and the read channel can reproduce the data in
normal way.

(Third Read-Retry Method)

The third read-retry method that can be performed in the present embodiment will be described, with reference to the timing chart of FIGS. 8A to 8C.

5 In the third read-retry method, the timing of starting and terminating the acquisition-mode (AM) operation and the length of acquisition-mode period (AT) are the same as in the case where the data is read in normal way, as can be seen from FIGS. 8A and
10 8B. In the third read-retry method, the CPU 13 changes the PLL parameter to decrease the gain that the PLL circuit 105 obtains in the acquisition mode (AM).

 In the third read-retry method, the PLL circuit
15 105 slowly adjusts the frequency and phase of the read signal to those of the data output from the equalizer 103. The frequency error due to the frequency-jitter part 300A therefore decreases relative to the frequency of the read signal (see FIG. 8C). This renders
20 it possible to reproduce the data in normal way, recovering the read error.

(Fourth Read-Retry Method)

 The first to third read-retry methods, all described above, serve to reproduce the data in
25 normaly way, in spite of the short-period fluctuation of frequency due to the frequency-jitter part 300A that lies in the PLL-sync data region 300.

Assume that the not only the data recorded in the PLL-sync data region 300, but also the data recorded in the user data region 302 change in terms of frequency. Then, frequency fluctuation lasts long, and none of the read-retry method described above can recover the read error. The fourth read-retry method according to the invention can recover the read error even if the frequency fluctuation lasts long, as will be explained with reference to FIGS. 9 and 10.

If the number of times (RN) the read-retry has been repeated does not exceed the number of times (MAX) (that is, if NO in Step S5), the CPU 13 refers to the parameter table 140 before performing the next read-retry. To be more precise, the CPU 13 reads retry parameters from the parameter table 140 (Step S6). The CPU 13 alters the PLL parameter of the PLL circuit 150 in accordance with the retry parameters read from the table 140 (Step S7), thereby causing the read channel to read the data again.

As shown in FIG. 10, the parameter table 140 contains a retry parameter which is the PLL parameter for the PLL circuit 105. The retry parameter defined by three values, i.e., the timing (T1, T2 or T3) of starting the acquisition-mode (AM) operation, the gain (Ga1, Ga2 or Ga3) for the acquisition-mode operation, and the PLL gain (Gt1, Gt2 or Gt3) for the tracking-mode (TM) operation.

The CPU 13 alters an inary retry parameter to carry out an ordinary read-retry. Note that the ordinary retry parameter is used as a parameter that the read channel uses to reproduce the data from the disk 1. The ordinary retry parameter includes the degree of boosting at the LPF 101 and the position offset of the head 2.

In the present embodiment, the CPU 13 alters the ordinary retry parameter, performing the first ordinary read-retry to the 128th ordinary read-retry. The PLL parameter holds the intial values (T1, Ga1 and Gt1) while the the first to 128th ordinary read-retries are being perfomed.

To perform the 129th ordinary read-retry and the subsequent ordinary read-retries, the CPU 13 refers to the parameter table 140, causing the PLL circuit 106 to alter the PPL parameter of the PLL circuit 105 as shown in FIG. 10 (Step S7). Thus, the 129th ordinary read-retry and the subsequent ordinary read-retries are crried out.

The CPU 13 alters the PLL parameter by using the timing T2 of starting the acquisition-mode (AM) operation, which follows the timign T1, or the timing T3 that follows the timign T2. The CPU 13 alters the PLL parameter by using the gain Ga2 for the acquistion-mode (AM) operation, which is smaller than the initial value (Ga1), or the gain Ga3 that is

smaller than the gain Ga2. Further, the CPU 13
alters the PLL parameter by using the gain Gt2 for the
tracking-mode (TM) operation, which is larger than the
initial gain (Gt1), or the gain Gt3 that is larger
5 than the gain Gt2.

More specifically, the CPU 13 alters the PLL
parameter by using the timing T1 initially set,
as timing of starting the acquisition-mode (AM)
operation, while the 129th to 132nd read-retries are
10 being carried out. Throughout the acquisition-mode
(AM) operation, the CPU 13 alters the PLL parameter
by using the gain Ga2 that is one step smaller than
the initial gain Ga1. While the 137th to 140th
read-retries are being performed, the CPU 13 alters
15 the PLL parameter by using the timing T2 that is
one step later than the timing T1 initially set, as
the timing of starting the acquisition-mode (AM)
operation, and by using the initial gain Ga1 as PLL
gain for the acquisition-mode (AM) operation. While
20 the 193rd read-entry and the subsequent read-entries
are being performed, the CPU 13 alters the PLL
parameter by using the gains Gt2 or Gt3 that is
larger than the initial gain Gt1, as PLL gain for the
tracking-mode (TM) operation.

25 In this read-retry method, retries are performed
out after the ordinary read-retries (i.e., the first
to 128th read-entries) have been carried out. It is

therefore possible to recover the read error that
may result in a relatively long-term frequency
fluctuation. Particularly, the PLL gain for the
tracking-mode (TM) operation can be set at a value
greater than the PLL gain (Gt1) initially set. Thus,
5 the PLL circuit 105 can fast adjust the frequency and
phase of the read signal to those of the data output
from the equalizer 103 in the tracking-mode operation.
As a result, the PLL-frequency error is minimized,
enhancing the probability of read-retries that can
10 recover the read error.

In this read-retry method, the main read-retry
accompanying with the alteration of the PLL parameter
is repeated after the ordinary read-retries have been
15 carried out. The method may not be desirable if
a read error is frequently made at the frequency-
fluctuating part (frequency-jitter part 300A) of any
sector provided on the disk 1. In this case, the main
read-retries should be repeated after the ordinary
read-retries. Consequently, the main read-retry must
20 be repeated more times than otherwise. This lowers
the efficiency of reading data from the disk 1.

In view of this it is desired that the main
read-retry, in which the PLL parameter is altered,
be performed prior to the ordinary read-entries.
25 (Fifth Read-Retry Method)
The fifth read-retry method that can be performed

in the present embodiment will be described, with reference to the flowchart of FIG. 11.

In the fifth read-retry method, the CPU 13 determines which should be performed first, the
5 ordinary read-retry or the main read-entry.

When data is reproduced in normal way, the CPU 13 determines this (if NO in Step S12) and stops the read channel. If the CPU 13 determines that the data has not been reproduced in normal way (if YES in Step
10 S12), the CPU 13 determines the operating condition of the PLL circuit 105 via the PLL control circuit 106 before starting the read-retry and discriminates the retry parameter (Step S13).

More precisely, the CPU 13 acquires the data
15 about the PLL error which has been made in the PLL circuit 105 during the acquisition-mode (AM) operation and which includes a frequency error and a phase error. From this data the CPU 13 determines whether a data-acquisition error has occurred (Step S14).
20 If YES in Step S14, the CPU 13 changes the timing of starting the acquisition-mode (AM) operation and the PL gain for the acquisition-mode (AM) operation, thereby performing a read-retry (Step S17).

In the present embodiment, the PLL control
25 circuit 106 detects the operating condition of the PLL circuit 105, holds the data representing the operating condition and supplies the data to the CPU 13.

The data contains two data items. The first data item represents the phase error or frequency error made in the acquisition-mode operation. The second data item represents the phase error or frequency error made in the tracking-mode operation.

5 The CPU 13 acquires the data about the PLL error (i.e., a frequency error and a phase error) made in the PLL circuit 105 during the tracking-mode operation. The CPU 13 determines whether the PLL error exceed a predetermined value (Step S15). If YES

10 in Step S15, the CPU 13 alters the PLL gain for the tracking-mode operation, thereby performing a read-retry (Step S18).

If NO in Step S15, that is, if the PLL error does not exceed a predetermined value, the CPU 13 carries

15 out an ordinary read-retry (Step S16). In the ordinary read-retry, the CPU 13 alters parameters other than the PLL parameter.

In the fifth read-retry method, the CPU 13 determines the cause of the read error before it

20 performs a read-retry. On the basis of the cause of the read error the CPU 13 can select and perform a read-retry that is most likely to recover the read error. That is, the CPU 13 carries out an ordinary

25 read-entry first if the read error has not resulted from any PLL-related cause of error (e.g., frequency-jitter part 300A). If it can be inferred that the

read error has resulted from a PLL-related cause, the CPU 13 performs a main read-entry first, in order to alter the PLL parameter. Thus, the possibility that the read-retry for recovering read errors is effected first increases. This can shorten the time required to recover the read error by performing a successful read-retry.

(Modification of the Embodiment)

The read-retry method employed in a modification of the embodiment will be described below.

A frequency-fluctuating part (e.g., frequency-jitter part 300A) does not always lie at a position where projections protrude from the disk 1. In a frequency-fluctuating part lying at a position where no projections protrude from the disk 1, data can be recorded in normal way if written. The modification of the embodiment is based on this fact. How read-retries are carried out in the modification will be described, with reference to the flowchart of FIG. 12.

First, the head 2 reads data from the disk 1 (Step S21). The CPU 13 determines whether a read error has been made (Step S22). If NO, the data-reading operation is terminated. If YES, that is, if a read error has been made, the CPU 13 performs a read-retry to recover the read error (Step S23).

Next, the CPU 13 determines whether the read error still exists (Step S24). If YES, the CPU 13

repeats the read-retry and determines whether the read-retry has been repeated a predetermined number of times (Step S25). If NO in Step S25, the operation returns to Step S23. In this case, Steps S23, S24 and S25 are repeated until the read-retry is repeated the predetermined number of times. If YES in Step S25, no more read-retries are carried out.

If NO in Step S24, that is, if the read error no longer exists (or the read error has been recovered), the CPU 13 writes the data again in the data sector from which the data has been read (Step S26). Further, the CPU 13 carries out a verification process to read and verify the data that has been rewritten in the data sector (Step S27). The CPU 13 then determines whether an error is made in Step S27 (Step S28). If YES, the CPU 13 performs a sector-reassigning process, replacing the data sector with another data sector (Step S29).

As described above, the data is rewritten in the data sector if the read-retry successfully recovers the read error in the read-retry method. The frequency-fluctuating part (e.g., frequency-jitter part 300A) can thus be eliminated. This prevents read errors from occurring when the data is read from this data sector. Hence, the necessity of performing read-retries decreases.

The CPU 13 performs the sector-reassigning

process only if read errors can hardly be recovered at data sectors. This ultimately reduces the number of data sectors that need to be used in place of the data sectors where the read errors can hardly be recovered.

5 Note that the read-retry includes the data-reading step performed in the above-mentioned verification process.

As has been described in detail, the embodiment of the invention and the modification of the
10 embodiment can provide a disk drive that has the function of recovering the read errors made at the frequency-jitter parts of recorded data when the head when in the data contacts the disk.

The invention is particularly effective when
15 applied to a contact-type disk drive in which PLL-sync data is likely to have frequency-jitter parts when the head contacts the disk to write data in the data regions. The invention is effective when applied to a disk drive of head-flying type, too. This is because
20 the head may contact the disk in some cases even in the head-flying type disk drive. The read-retry method according to the invention can efficiently recover read errors resulting from the frequency-jitter parts of data, in both a contact-type disk
25 drive and a head-flying type disk drive.

Additional advantages and modifications will readily occur to those skilled in the art. Therefore,

the invention in its broader aspects is not limited to the specific details and representative embodiments shown and described herein. Accordingly, various modifications may be made without departing from the spirit or scope of the general inventive concept as
5 defined by the appended claims and their equivalents.